In this paper, a new configuration suitable for realization of differential inputdifferential output first order, second order all-pass and notch filters with high CMRR is given.
Abstract:
In this paper, a new configuration suitable for realization of differential inputdifferential output first order, second order all-pass and notch filters with high CMRR is given.
The proposed configuration uses two negative type second-generation current conveyors (CCII-), and three admittances. Two first order and one second order all-pass filters and a notch filter (tunable if current controlled conveyor CCCII is used) are extracted from the proposed configuration. Tracking error, element mismatch, sensitivity analysis, simulation and experimental results are included.
INTRODUCTION
All-pass filters, also called phase equalizers are widely used for phase shifting while keeping the amplitude of input signal constant over the frequency range of interest. They can be used to equalize the undesired phase change as a result of processing the signal; they can also be used in the synthesis of multiphase oscillators. Notch filters on the other hand are used to eliminate a single frequency called the notch frequency.
Several all-pass and notch filter realizations using active elements are available in the literature [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] . These circuits use active elements such as second-generation current conveyors (CCII) [1-7, 9-11, 15, 17] , operational amplifiers [12, 17] , current differencing buffered amplifiers (CDBA) [13] , four terminal floating nullors (FTFN) [8, 14] , third-generation current conveyors (CCIII) [16, 18] together with passive elements. However all of these phase equalizers are single input-single output structures [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] .
Due to recent advances in integrated circuit technology it is possible to place analog as well as digital components on the same chip, thus obtaining mixed-mode signal processing circuits.
Mixed-mode signal processing attracts increasing attention since it simplifies design, enables compactness and reduces cost. However signal interference from the digital to the analog part remains a serious problem to overcome; hence, for such circuits differential building blocks are accepted as a good solution. Therefore it is desired to process signals in differential form rather than simply as referenced to ground. Another advantage of differential operation over the singleended case is that the amplitude of the signal increases by a factor of 2 [19] .
An important parameter of differential active structures is the common-mode rejection ratio (CMRR). Differential signals have the advantage of canceling common-mode interference from unwanted signals and/or noise. This paper presents a general configuration for realizing differential-input differential-output voltage-mode all-pass/notch filter circuits in Section 2; it consists of two CCIIs and three admittances and, has very high CMRR, independent of matching element values. In Section 3, two first order, one second order all-pass and notch low sensitivity filter circuits are derived. In all of the filter circuits the CCIIs can be replaced by a current controlled conveyor (CCCII); one of these filter circuits has only external capacitors, which makes it much more feasible for IC implementation. For all the circuits the pole frequency can be controlled electronically by adjusting the bias currents of the CCCIIs without disturbing the unity gain of the filter. The advantages of the configuration are exhibited by considering the effects of the tracking error and element mismatch on the output, CMRR and differential gain, in Section 4. Section 5 contains comparative simulation results of all the filter circuits using transistor level implementation for the current conveyors. In Section 6 two of the proposed filters are constructed practically, while Section 7 concludes the paper.
THE PROPOSED CONFIGURATION
CCII has become very popular because of its high performance coupled with functional versatility. It has led to a wide application for implementation of high performance electronic functions operating in voltage mode or current mode [20] .
The circuit symbol of CCII is shown in Fig. 1 The symbol of the CCCII proposed in [21] is shown in Fig. 2 and is characterized by: Here the parasitic resistance x R is the input resistance at terminal X and for BJT realizations it can be expressed as
where V T is the thermal voltage and I 0 is the bias current of the CCCII [21] .
Conventionally the + or  signs of I Z in equalities (1) and (2) denote the positive and negative type of current conveyors respectively.
The proposed general differential configuration is presented in Fig. 3 . The differential input is connected to the Y terminals of the conveyors and the differential output voltage is taken across the Z terminals. 
, and
, routine analysis of the circuit yields the outputs as:
Then the differential output is:
If the output od V is expressed in terms of id V and ic V as
then, (10) which implies that the circuit has potentially high CMRR.
FILTER CIRCUITS DERIVED FROM THE CONFIGURATION
From the proposed differential configuration given in Fig. 3 , different realizations for all-pass and notch filters can be extracted.
First Order All-Pass Sections
If in Fig. 3 , the admittances are taken to be Single ended and differential outputs of the circuit are obtained as:
By expressing the output od V as given in (7)
and
result. Selecting R 1 =R 2 =R the differential transfer function reduces to
and the filter has the following phase response
Equation (16) 
From (23) and (24) it can be seen that the circuit realizes a first order voltage mode all-pass filter with a gain of unity in magnitude and yields a phase shift from 180 o to 0 o .
The pole frequency for both circuits shown in Figs. 4 and 5 is found as:
From equation (25) one can realize that the pole frequency can be adjusted by changing the value of the capacitor C or the resistor R without disturbing the unity gain of the phase equalizer.
Moreover the sensitivity of the pole frequency is:
In order to obtain a circuit more suitable for IC implementation, CCCII-s are used instead of CCII-s in the circuit of Fig. 5 resulting in a realization using only external capacitors as shown in Fig. 6 . In fact in the circuit shown in Fig. 6 , the parasitic resistances at terminals X of the CCCII-s replace the resistor R in the circuit shown in Fig. 5 . From equality (28) one can easily deduce that the pole frequency of the circuit can be adjusted by changing the value of the capacitor C and/or the electronically adjustable resistors R x1 , R x2 according to (3) , without disturbing the unity gain property.
Second Order Realizations
The proposed configuration can be used for realizing second order filters. By choosing, The differential output voltage in this case is given by
By expressing the output od V as given in (7) 
are obtained.
All-Pass-Section
For realizing the second order all-pass filter the following condition must be satisfied:
which forces the following relation between resistor values
Then the filter has the phase response:
As opposed to the first order realizations this circuit yields a phase shift from 0 o to -360 o and better pole frequency sensitivity. The pole frequency and the related sensitivities are:
Notch Filter
Another advantage of the circuit shown in Fig. 7 is its tunability by adjusting the value of resistor R 2 (via the bias current I 0 in the BJT implementation) to obtain a notch filter. Using:
in the expression (30) for the gain yields:
As implied by (37) the notch frequency occurs at
with same sensitivities.
TRACKING ERROR AND MISMATCH ANALYSIS
Taking into account the current conveyor non-idealities the terminal relations in (1) can be expressed as
where =1- i and =1- v . Here  i and  v ( i <<1 and  v <<1) represent the current and voltage tracking errors of the current conveyors, respectively. Reanalyzing the proposed configuration shown in Fig. 3 and expressing the output in the form given in (7) yield:
and ) )( (
where Z=1/Y. Note that:
, being rational functions, the denominator in (38) therefore all pole frequencies are independent of tracking errors and the notch frequency is independent of voltage tracking
ii) in this case the common-mode gain (A cm ) of the configuration is not equal to zero. The common-mode rejection ratio of the filter can be found theoretically as: (  (  2  log  20  log  20   2  1  1  2  1  2  1  2   2  1  1  2  1  2  2  1  1  1  10 10
which shows that the CMRR of the filter has a very high value because both of the parameters  1 and  2 are close to unity, iii) for nominal values of all parameters V od is related to V id by:
In the sequel 
and using (41) equality (43) is obtained for the deviation in the output.
Neglecting second order terms and that |1 2Z 1 Y 2 | = 1, the expression for the relative error then becomes : 
SIMULATION RESULTS
All the circuits have been simulated using the SPICE simulation program to verify the theoretical analysis.
First Order RC All-Pass Filter Simulation
For the conveyor CCII-in the first order all-pass filter the schematic implementation shown in Transistors are simulated using 0.35m TSMC CMOS technology with parameters given in Table 1 . and dimensions in Table 2 . For the first order all-pass filter shown in Fig. 4 the element values are selected as: C=100pF and R 1 =R 2 =10k, I B1 =200A, I B2 =100A which result in a 90 o phase shift at f p =158.8 kHz and is very close to its ideal value (f p =159.1 kHz).
The magnitude and phase characteristics of the simulated circuit are shown in Fig. 9 from which it can be seen that the simulation results agree quite well with the theoretical analysis. 
First order only C All-Pass Filter Simulation
The only C filter shown in The PNP and the NPN transistors have been simulated using the parameters of the PR100N and NR100N bipolar transistors [23] ; they are shown in Table 3 . The element values are selected as: C=200pF, I o1 =I o2 =20A (R x1 =R x2 =650) which result in a
90
o phase shift at f p =608 kHz and is very close to its ideal value (f p =612.1kHz). Magnitude and phase characteristics of the simulated circuit are shown in Fig. 11 and the simulation results agree quite well with the theoretical analysis. Figure 11 . The magnitude and phase characteristics of the only C all-pass filter.
Second Order All-Pass Filter Simulation
The second order all-pass circuit shown in Fig. 7 , has been simulated with the schematic implementation shown in Fig. 8 and MOS model parameters and dimensions given in Table 1 and 2, respectively. The element values are selected as: C 2 =2C 1 =100pF and R 1 =2R 2 =20k, I B1 =200A, I B2 =100A which result in a 180 o phase shift at f p =160 kHz and is very close to its ideal value (f p =159.1 kHz). Magnitude and phase characteristics of the simulated circuit are shown in Fig. 12 and the simulation results agree quite well with the theoretical analysis. 
Notch Filter Simulation
Keeping the same element values as for second order all-pass filter but changing R 2 to 30 k the characteristic shown in Fig. 13 is obtained for the notch filter. The theoretical notch frequency being f n =91.8 kHz, the simulated notch frequency was found to be f n =90.2 kHz showing very good agreement. 
EXPERIMENTAL RESULTS
The first and second order RC all-pass filters shown in Figs 
CONCLUSION
In this paper a fully differential high CMRR general configuration for realizing first and second order all-pass and notch filters has been presented. The proposed configuration contains two CCII-s and three admittances. Two realizations for first order all-pass filter and one realization for second order all-pass filter have been given; it has been also shown that the second order filter can be tuned to behave like a notch filter. The pole frequency of the proposed filters and the notch frequency can be changed without disturbing the gain of the circuit. The non-ideality effects of current conveyors and element mismatches on the CMRR, voltage gains, pole and notch frequencies of the filters have been investigated and shown to be of negligible effect. The experimental and simulation results are given and shown to be in good agreement with theoretical analysis.
